


The Physics Behind Devices / operation Principles [LECTURE 3]

1) POWER DIODE

Modifications are made structurally to simple low-power diodes so as to make their high power equivalents.



n^- layer is the primary feature that imparts high power capability.
 → drift region

* When reverse biased \Rightarrow carriers move away from junction
 (blocking high voltages)

As doping concentration \downarrow
 \Rightarrow thickness / penetration level of space charge / depletion region \uparrow

* When Forward biased.
 \rightarrow lightly doped n^- region contributes heavily to increase in ohmic resistance \rightarrow loss & heat
 \rightarrow hence heat sinks

* high current carrying capacity is possible due to large wafer dias.

Back ground;




↳ due to migration of carriers, a mild barrier potential is set-up.



→ individually p and n lose their electrical neutrality.

→ But the system as a whole remains electrically neutral.

Now when Forward Bias is given



And when Reverse Bias is given



⇒ Depletion layer thickens.


By using an n^- epitaxial layer

→ we increase the penetration depth of depletion layer.

How? 1 side (p^+) is heavily doped (high no of carriers/volume)
other side (n^-) is lightly doped (low no of carriers/volume)




2) SILICON CONTROLLED RECTIFIER (Thyristor/SCR)





unidirectional
semi-controlled

→ Bell laboratories (1950's) / GE research
→ 10kV, 6AKA ratings
→ HVDC systems



Structure: → 4-layer construction:



→ When forward biased: →

$J_1 \Rightarrow F.B.$
 $J_2 \Rightarrow R.B.$
 $J_3 \Rightarrow F.B.$

When R.B
 Break down $J_1 \Rightarrow R.B.$
 $J_3 \Rightarrow R.B.$
 $J_2 \Rightarrow F.B.$

$J_2 \Rightarrow R.B \Rightarrow$ depletion layer ↑
 ↳ Blocking of forward voltage

$V_{F.B} \uparrow \Rightarrow$ Break Over is achieved $\Rightarrow J_2$ potential is overcome

\Rightarrow Device goes into conduction
 (Remember Break Over \neq Break down)

not preferred

preferred

$V_{F.B} < V_{BO}$


→ i_g is issued into the gate terminal

↳ goes into conduction

Device physics.

how ig turns the device ON?

TWO TRANSISTOR MODEL OF AN SCR.



Using Eber Moll's equations,

$$I_{C_1} = \alpha_1 I_{E_1} + I_{CO_1} \quad \text{--- (1)}$$

$$I_{C_2} = \alpha_2 I_{E_2} + I_{CO_2} \quad \text{--- (2)}$$

$$\Rightarrow I_{C_1} = \alpha_1 I_A + I_{CO_1}$$

$$I_{C_2} = \alpha_2 I_K + I_{CO_2} \quad \text{Now } I$$

Assuming No Gate signal to be present
 $\Rightarrow I_g = 0 \Rightarrow I_A = I_K$

Adding (1) and (2)

$$I_{C1} + I_{C2} = (\alpha_1 + \alpha_2) I_A + I_{C01} + I_{C02}$$

$$I_A = \frac{I_{C01} + I_{C02}}{1 - (\alpha_1 + \alpha_2)}$$

α_1, α_2 very small
in blocking state.

$\Rightarrow I_A$ has a minimal contribution owing to leakage currents I_{C01}, I_{C02} .

$$V_{F.B} \uparrow \Rightarrow I_{C01} \uparrow, I_{C02} \uparrow$$

$$\text{At } V_{F.B} = V_{BO}$$

$I_{C1} \uparrow \Rightarrow$ Base drive for Q_2
 \Rightarrow goes into saturation
 $\Rightarrow I_{C2} \uparrow \Rightarrow$ Base drive for Q_1
 \Rightarrow goes into saturation
 $\Rightarrow I_{C1} \uparrow$

$Q_1 \rightarrow Q_2 \rightarrow$ saturation
 SCR has latched into
conduction / triggered / fired.

Assuming $i_g \neq 0$
 $i_A + i_g = i_K$

$$I_{C1} + I_{C2} = \alpha_1 I_A + \alpha_2 I_K + I_{C01} + I_{C02}$$


$$I_A - \alpha_1 I_A - \alpha_2 i_A - \alpha_2 i_g = I_{C01} + I_{C02}$$

$$I_A = \frac{\alpha_2 i_g + I_{C01} + I_{C02}}{1 - (\alpha_1 + \alpha_2)}$$

\Rightarrow initial base drive
 V_{BO} not reached

STATIC VI characteristics of an SCR.

LECTURE 4



When F.B. is applied.

⇒ no conduction

0 to 1 ⇒ Forward Blocking region.

$V_{AK} \uparrow$ and $I_A \approx 0$

Until Break Over is reached

Once B.O. is reached, SCR transitions from blocking to conduction state where $I \uparrow$ and $V_{AK} \downarrow \downarrow$.

↳ negative resistance region (1 to 2)
→ transition too fast.

Finally conduction region.

⇒ Applied voltage \uparrow ⇒ $I_A \uparrow$ ⇒ V_{drop} almost constant.

While turning ON

an SCR, the minimum value of anode current reached, such that withdrawal of gate pulse does not turn the device OFF again is called the latching current ⇒ Marks turn ON success.

Entire process is preponed \approx gate

While turning OFF an SCR, the $I_A \downarrow$, the minimum value of I_A reached such that the device if F.B. again will not go back into ~~conduct~~ conduction, is called holding current
→ Marks turn OFF success